View ADP3300ART-3-REEL_128854.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

a
High Accuracy anyCAP(R) 50 mA Low Dropout Linear Regulator ADP3300
FUNCTIONAL BLOCK DIAGRAM
ADP3300
OUT CC DRIVER gm + BANDGAP REF - GND R2 R1 IN THERMAL PROTECTION Q2 SD Q1
FEATURES High Accuracy Over Line and Load: 0.8% @ 25 C, 1.4% Over Temperature Ultralow Dropout Voltage: 80 mV Typical @ 50 mA Requires Only CO = 0.47 F for Stability anyCAP = Stable with All Types of Capacitors (Including MLCC) Current and Thermal Limiting Low Noise Dropout Detector Low Shutdown Current: 1 A 3.0 V to 12 V Supply Range -40 C to +85 C Ambient Temperature Range Several Fixed Voltage Options Ultrasmall SOT-23 6-Lead Package Excellent Line and Load Regulation APPLICATIONS Cellular Telephones Notebook, Palmtop Computers Battery Powered Systems PCMCIA Regulators Bar Code Scanners Camcorders, Cameras GENERAL DESCRIPTION
ERR
NR
ADP3300-5
VIN C1 0.47 F + IN OUT R1 330k EOUT + VOUT = +5V C2 0.47 F
The ADP3300 is a member of the ADP330x family of precision low dropout anyCAP voltage regulators. The ADP3300 stands out from conventional LDOs with a novel architecture and an enhanced process. Its patented design requires only a 0.47 F output capacitor for stability. This device is stable with any capacitor, regardless of its ESR (Equivalent Series Resistance) value, including ceramic types (MLCC) for space restricted applications. The ADP3300 achieves exceptional accuracy of 0.8% at room temperature and 1.4% overall accuracy over temperature, line and load variations. The dropout voltage of the ADP3300 is only 80 mV (typical) at 50 mA. The ADP3300 operates with a wide input voltage range from 3.0 V to 12 V and delivers a load current in excess of 50 mA. It features an error flag that signals when the device is about to lose regulation or when the short circuit or thermal overload
ERR
ON OFF SD GND
Figure 1. Typical Application Circuit
protection is activated. Other features include shutdown and optional noise reduction capabilities. The ADP330x anyCAP LDO family offers a wide range of output voltages and output current levels from 50 mA to 200 mA: ADP3301 (100 mA) ADP3302 (100 mA, Dual Output) ADP3303 (200 mA)
anyCAP is a registered trademark of Analog Devices Inc.
REV. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2001
(@ T = ADP3300-SPECIFICATIONS otherwise-40 C to +85 C, V noted)
A
IN
= 7 V, CIN = 0.47 F, COUT = 0.47 F, unless
Min Typ Max Unit
Parameter OUTPUT VOLTAGE ACCURACY
Symbol VOUT
Conditions VIN = VOUT(NOM) 0.3 V to 12 V IL = 0.1 mA to 50 mA TA = 25C VIN = VOUT(NOM) 0.3 V to 12 V IL = 0.1 mA to 50 mA
-0.8 -1.4 0.02 0.06 0.55 0.19 0.6 0.08 0.025 0.004 2.0 0.75 0.75
+0.8 +1.4
% % mV/V mV/mA
LINE REGULATION LOAD REGULATION GROUND CURRENT GROUND CURRENT IN DROPOUT DROPOUT VOLTAGE
VO VIN VO IL IGND IGND VDROP
VIN = VOUT(NOM) 0.3 V to 12 V TA = 25C IL = 0.1 mA to 50 mA TA = 25C IL = 50 mA IL = 0.1 mA VIN = 2.5 V IL = 0.1 mA VOUT = 98% of VOUT(NOM) IL = 50 mA IL = 10 mA IL = 1 mA ON OFF 0 < VSD 5 V 5 < VSD 12 V @ VIN = 12 V VSD = 0, VIN = 12 V TA = 25C VSD = 0, VIN = 12 V TA = 85C TA = 25C @ VIN = 12 V TA = 85C @ VIN = 12 V VEO = 5 V ISINK = 400 A VIN = VOUT(NOM) 1 V f = 10 Hz-100 kHz CNR = 0 CNR = 10 nF, CL = 10 F
1.7 0.3 1.2 0.17 0.07 0.03 0.3 1 22
mA mA mA V V V V V A A A A A A A V mA V rms V rms
SHUTDOWN THRESHOLD SHUTDOWN PIN INPUT CURRENT GROUND CURRENT IN SHUTDOWN MODE
VTHSD ISDIN IQ
0.005 0.01
1 3 2 4 13
OUTPUT CURRENT IN SHUTDOWN MODE ERROR PIN OUTPUT LEAKAGE ERROR PIN OUTPUT "LOW" VOLTAGE PEAK LOAD CURRENT OUTPUT NOISE @ 5 V OUTPUT
IOSD
IEL VEOL ILDPK VNOISE
0.12 100 100 30
0.3
NOTE Ambient temperature of +85C corresponds to a typical junction temperature of 125C under typical full load test conditions. Specifications subject to change without notice.
-2-
REV. B
ADP3300
ABSOLUTE MAXIMUM RATINGS* PIN FUNCTION DESCRIPTIONS
Input Supply Voltage . . . . . . . . . . . . . . . . . . . . -0.3 V to +16 V Shutdown Input Voltage . . . . . . . . . . . . . . . . . -0.3 V to +16 V Error Flag Output Voltage . . . . . . . . . . . . . . . . -0.3 V to +16 V Noise Bypass Pin Voltage . . . . . . . . . . . . . . . . . -0.3 V to +5 V Power Dissipation . . . . . . . . . . . . . . . . . . . . Internally Limited Operating Ambient Temperature Range . . . . -55C to +125C Operating Junction Temperature Range . . . . -55C to +125C JA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165C/W JC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92C/W Storage Temperature Range . . . . . . . . . . . . . -65C to +150C Lead Temperature Range (Soldering 10 sec) . . . . . . . . . . 300C Vapor Phase (60 sec ) . . . . . . . . . . . . . . . . . . . . . . . . . . 215C Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220C
*This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.
Pin Mnemonic 1 2 GND NR
Function Ground Pin Noise Reduction Pin. Used for further reduction of the output noise (see text for details). No connection if not used. Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, this pin should be connected to the input pin. Output of the Regulator, fixed 2.7, 3.0, 3.2, 3.3 or 5 volts output voltage. Bypass to ground with a 0.47 F or larger capacitor. Regulator Input Open Collector Output which goes low to indicate that the output is about to go out of regulation.
3
SD
4
OUT
5 6
IN ERR
PIN CONFIGURATION
GND 1 NR 2 6 ERR
5 IN TOP VIEW SD 3 (Not to Scale) 4 OUT
ADP3300
ORDERING GUIDE
Model ADP3300ART-2.7 ADP3300ART-2.85 ADP3300ART-3 ADP3300ART-3.2 ADP3300ART-3.3 ADP3300ART-5
Voltage Output 2.7 V 2.85 V 3.0 V 3.2 V 3.3 V 5.0 V
Package Description Surface Mount Surface Mount Surface Mount Surface Mount Surface Mount Surface Mount
Package Options SOT-23-6 SOT-23-6 SOT-23-6 SOT-23-6 SOT-23-6 SOT-23-6
Branding Information LAB LFB LBB LCB LDB LEB
Contact the factory for the availability of other output voltage options.
CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3300 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. B
-3-
ADP3300-Typical Performance Characteristics
3.202 IL = 0mA
OUTPUT VOLTAGE - Volts
3.202 3.201 VOUT = 3.2V VIN = 7V
800
3.201
OUTPUT VOLTAGE - Volts
3.200 IL = 10mA 3.199 VOUT = 3.2V
3.200 3.199 3.198 3.197 3.196 3.195
GROUND CURRENT - A
640
VOUT = 3.2V IL = 0mA
480
320
3.198 3.197 3.196 3.3 4
IL = 50mA
160
5
6 7 8 9 10 11 12 13 14 INPUT VOLTAGE - Volts
0
8
16 24 32 40 48 56 64 72 80 OUTPUT LOAD - mA
0 0 1.2 2.4 3.6 4.8 6.0 7.2 8.4 9.6 10.812.0 INPUT VOLTAGE - Volts
TPC 1. Line Regulation Output Voltage vs. Supply Voltage
TPC 2. Output Voltage vs. Load Current
TPC 3. Quiescent Current vs. Supply Voltage
820
0.2 0.1
700 VIN = 7V 600
GROUND CURRENT - A
OUTPUT VOLTAGE - %
690
GROUND CURRENT - A
500 400 300 200 100 0 -45 -25 -5
IL = 50mA
0.0 IL = 0 - 50mA -0.1 -0.2 -0.3 -0.4 -45 -25 -5
560
430 IL = 0 TO 80mA VIN = 7V 300
IL = 0mA
170
0
20 40 60 OUTPUT LOAD - mA
80
15 35 55 75 95 115 135 TEMPERATURE - C
15 35 55 75 95 115 135 TEMPERATURE - C
TPC 4. Quiescent Current vs. Load Current
TPC 5. Output Voltage Variation % vs. Temperature
TPC 6. Quiescent Current vs. Temperature
120
INPUT/OUTPUT VOLTAGE - Volts
5 INPUT/OUTPUT VOLTAGE - Volts VOUT = 3.2V RL = 64 4
8.0 VIN 7.0 6.0 5.0 4.0 3.0 2.0 1.0 0 0 20 VSD = VIN CL = 0.47 F RL = 66 VOUT = 3.3V 40 60 80 100 120 140 160 180 200 TIME - s VOUT
INPUT/OUTPUT VOLTAGE - mV
96
72
3
48
2 RL = 33 1
24
0
0
20 40 60 OUTPUT LOAD - mA
80
0
0
1
2 4 3 2 3 INPUT VOLTAGE - Volts
1
0
TPC 7. Dropout Voltage vs. Output Current
TPC 8. Power-Up/Power-Down
TPC 9. Power-Up Overshoot
-4-
REV. B
ADP3300
3.220 VOUT = 3.2V 3.210 3.200 3.190 3.210 3.200 3.190
VOLTS
3.220 VOUT = 3.2V
3.220 3.205 VOUT = 3.2V CL = 0.47 F
VOLTS
RL = 64 CL = 0.47 F
3.200 3.195 3.190
VOLTS
3.180
RL = 3.2k CL = 0.47 F
3.180
VIN
mA
7.5 7.0
7.5 7.0
50 1
IOUT = 50mA 1mA
0
20 40
60 80 100 120 140 160 180 200 TIME - s
0
20 40 60 80 100 120 140 160 180 200 TIME - s
0
200
400 600 TIME - s
800
1000
TPC 10. Line Transient Response
TPC 11. Line Transient Response
TPC 12. Load Transient
VOLTS
3.220 3.205
VOLTS
VOUT = 3.2V CL = 4.7 F
3.0 0
VOUT = 3.0V
4 VOUT 3 2 CL = 0.47 F VOUT 3.2V
3.200 3.195 3.190
mA 200
VOLTS
CL = 4.7 F 1 0 +3 VOUT = 3.2V RL = 64
150 100 50 IOUT
50
mA
IOUT = 50mA 1mA
VIN = 7V 0
VSD 3V
1 0 200 400 600 TIME - s
0
800
1000
0
1
2 3 TIME - sec
4
5
0
20
40 60 TIME - s
80
100
TPC 13. Load Transient
TPC 14. Short Circuit Current
TPC 15. Turn On
4 3.2V 3 2 1 0
VOLTAGE NOISE SPECTRAL DENSITY -
VOUT = 3.2V RL = 64 CL = 0.47 F
RIPPLE REJECTION - dB
0 -10 -20 -30 -40 -50 -60 -70 b d -80 -90 ac 100 1k 10k 100k FREQUENCY - Hz 1M 10M c a d a. 0.47 F, RL = 33k b. 0.47 F, RL = 64 c. 4.7 F, RL = 33k d. 4.7 F, RL = 64 VOUT = 3.3V b
V/ Hz
10
VOUT = 5V, CL = 0.47 F, 0.47 F BYPASS PIN 5 TO PIN 1 IL = 1mA, C NR = 0 VOUT = 3.3V, CL = 0.47 F, IL = 1mA, C NR = 0
VOLTS
1
0.1
VOLTS
3 0
VSD
VOUT = 2.7-5.0V, CL = 0.47 F, IL = 1mA, CNR = 10nF VOUT = 2.7-5.0V, CL = 0.47 F, IL = 1mA, C NR = 10nF
0
20
40 60 TIME - s
80
100
-100 10
0.01 100
1k 10k FREQUENCY - Hz
100k
TPC 16. Turn Off
TPC 17. Power Supply Ripple Rejection
TPC 18. Output Noise Density
REV. B
-5-
ADP3300
THEORY OF OPERATION
The new anyCAP LDO ADP3300 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2 which is varied to provide the available output voltage option. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.
INPUT Q1 OUTPUT COMPENSATION R1 CAPACITOR ATTENUATION (VBANDGAP/V OUT) PTAT VOS R4 R3 D1 (a) RLOAD CLOAD
noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive 1.4% accuracy is guaranteed over line, load and temperature. Additional features of the circuit include current limit, thermal shutdown and noise reduction. Compared to the standard solutions that give warning after the output has lost regulation, the ADP3300 provides improved system performance by enabling the ERR pin to give warning before the device loses regulation. As the chip's temperature rises above 165C, the circuit activates a soft thermal shutdown, indicated by a signal low on the ERR pin, to reduce the current to a safe level. To reduce the noise gain of the loop, the node of the main divider network (a) is made available at the noise reduction (NR) pin, which can be bypassed with a small capacitor (10 nF-100 nF).
APPLICATION INFORMATION Capacitor Selection: anyCAP
NONINVERTING WIDEBAND DRIVER
gm
PTAT CURRENT R2
ADP3300
Figure 2. Functional Block Diagram
A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that at equilibrium it produces a large, temperature proportional input "offset voltage" that is repeatable and very well controlled. The temperatureproportional offset voltage is combined with the complimentary diode voltage to form a "virtual bandgap" voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the trade-off of noise sources that leads to a low noise design. The R1, R2 divider is chosen in the same ratio as the bandgap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values are chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider so that the error resulting from base current loading in conventional circuits is avoided. The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole splitting arrangement to achieve reduced sensitivity to the value, type and ESR of the load capacitance. Most LDOs place strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature. This is no longer true with the ADP3300 anyCAP LDO. It can be used with virtually any capacitor, with no constraint on the minimum ESR. The innovative design allows the circuit to be stable with just a small 0.47 F capacitor on the output. Additional advantages of the pole splitting scheme include superior line
Output Capacitors: as with any micropower device, output transient response is a function of the output capacitance. The ADP3300 is stable with a wide range of capacitor values, types and ESR (anyCAP). A capacitor as low as 0.47 F is all that is needed for stability. However, larger capacitors can be used if high output current surges are anticipated. The ADP3300 is stable with extremely low ESR capacitors (ESR 0), such as multilayer ceramic capacitors (MLCC) or OSCON. Input Bypass Capacitor: an input bypass capacitor is not required; however, for applications where the input source is high impedance or far from the input pins, a bypass capacitor is recommended. Connecting a 0.47 F capacitor from the input to ground reduces the circuit's sensitivity to PC board layout. If a bigger output capacitor is used, the input capacitor should be 1 F minimum.
Noise Reduction
A noise reduction capacitor (CNR) can be used to further reduce the noise by 6 dB-10 dB (Figure 3). Low leakage capacitors in the 10 nF-100 nF range provide the best performance. For load current less than 200 A, a 4.7 F output capacitor provides the lowest noise and the best overall performance. Since the noise reduction pin (NR) is internally connected to a high impedance node, any connection to this node should be carefully done to avoid noise pickup from external sources. The pad connected to this pin should be as small as possible. Long PC board traces are not recommended.
NR
ADP3300-5
VIN C1 1.0 F + IN OUT
CNR 10nF + 330k EOUT VOUT = 5V C2 4.7 F
ERR
ON OFF SD GND
Figure 3. Noise Reduction Circuit
-6-
REV. B
ADP3300
Thermal Overload Protection Error Flag Dropout Detector
The ADP3300 is protected against damage due to excessive power dissipation by its thermal overload protection circuit, which limits the die temperature to a maximum of 165C. Under extreme conditions (i.e., high ambient temperature and high power dissipation), where die temperature starts to rise above 165C, the output current is reduced until die temperature has dropped to a safe level. Output current is restored when the die temperature is reduced. Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed 125C.
Calculating Junction Temperature
The ADP3300 will maintain its output voltage over a wide range of load, input voltage and temperature conditions. If the output is about to lose regulation, for example, by reducing the supply voltage below the combined regulated output and dropout voltages, the ERR pin will be activated. The ERR output is an open collector that will be driven low. Once set, the ERRor flag's hysteresis will keep the output low until a small margin of operating range is restored either by raising the supply voltage or reducing the load.
APPLICATION CIRCUITS Crossover Switch
Device power dissipation is calculated as follows: PD = (VIN - VOUT) ILOAD + (VIN) IGND Where ILOAD and IGND are load current and ground current, VIN and VOUT are input and output voltages respectively. Assuming ILOAD = 50 mA, IGND = 0.5 mA, VIN = 8 V and VOUT = 3.3 V, device power dissipation is:
PD = (8 - 3.3) 0.05 + 8 x 0.5 mA = 0.239 W
The circuit in Figure 4 shows that two ADP3300s can be used to form a mixed supply voltage system. The output switches between two different levels selected by an external digital input. Output voltages can be any combination of voltages from the Ordering Guide.
VIN = 5.5V TO 12V OUTPUT SELECT 5.0V 0V IN OUT VOUT = 5V/3.3V
ADP3300-5.0
SD GND
T = TJ - TA = PD x JA = 0.239 x 165 = 39.4C With a maximum junction temperature of 125C, this yields a maximum ambient temperature of 85C.
Printed Circuit Board Layout Consideration
+ C1 1.0 F IN OUT +
ADP3300-3.3
SD GND
C2 0.47 F
Surface mount components rely on the conductive traces or pads to transfer heat away from the device. Appropriate PC board layout techniques should be used to remove heat from the immediate vicinity of the package. The following general guidelines will be helpful when designing a board layout: 1. PC board traces with larger cross section areas will remove more heat. For optimum results, use PC boards with thicker copper and wider traces. 2. Increase the surface area exposed to open air so heat can be removed by convection or forced air flow. 3. Do not use solder mask or silkscreen on the heat dissipating traces because it will increase the junction to ambient thermal resistance of the package.
Shutdown Mode
Figure 4. Crossover Switch
Higher Output Current
If higher current is needed, an appropriate pass transistor can be used, as in Figure 5, to increase the output current to 1 A.
VIN = 6V TO 8V C1 47 F MJE253* + R1 50 VOUT = 5V @ 1A
IN
OUT C2 10 F
ADP3300-5
SD GND ERR
Applying a high signal to the shutdown pin or tying it to the input pin will turn the output ON. Pulling the shutdown pin down to 0.3 V or below, or tying it to ground, will turn the output OFF. In shutdown mode, quiescent current is reduced to less than 1 A.
*AAVID531002 HEAT SINK IS USED
Figure 5. High Output Current Linear Regulator
REV. B
-7-
ADP3300
Constant Dropout Post Regulator
L1 6.8 H VIN = 2.5V TO 3.5V C1 100 F 10V R1 120 ILIM VIN
D1 1N5817
ADP3300-5
IN C2 100 F 10V SD R2 30.1k 1% GND OUT 5V @ 50mA C3 2.2 F
SW1 Q1 2N3906 R3 124k 1% Q2 2N3906 R4 274k
ADP3000-ADJ
GND SW2 FB
Figure 6. Constant Dropout Post Regulator
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
6-Lead Surface Mount Package (SOT-23)
0.122 (3.10) 0.106 (2.70)
6
5
4
0.071 (1.80) 0.059 (1.50)
1 2 3
0.118 (3.00) 0.098 (2.50)
PIN 1 0.075 (1.90) BSC 0.051 (1.30) 0.035 (0.90) 0.037 (0.95) BSC
0.057 (1.45) 0.035 (0.90) 10 0
0.006 (0.15) 0.000 (0.00)
0.020 (0.50) 0.010 (0.25)
SEATING PLANE
0.009 (0.23) 0.003 (0.08)
0.022 (0.55) 0.014 (0.35)
ADP3300-Revision History
Location Page
Data Sheet changed from REV. A to REV. B. Edits to FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edits to GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edits to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Addition to the ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
-8-
REV. B
PRINTED IN U.S.A.
C00132-0-7/01(B)
The circuit in Figure 6 provides high precision with low dropout for any regulated output voltage. It significantly reduces the ripple from a switching regulator while providing a constant dropout voltage, which limits the power dissipation of the LDO to 15 mW. The ADP3000 used in this circuit is a switching regulator in the step-up configuration.

▲Up To Search▲

Price & Availability of ADP3300ART-3-REEL

	To Download ADP3300ART-3-REEL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .